EE 330 Lecture 33

- High Gain Amplifiers
- Current Source Biasing
- Current Sources and Mirrors


Exam Schedule

Exam 1 Friday Sept 24

Exam 2 Friday Oct 22

Exam 3 Friday Nov 19


Final Tues Dec 14 12:00 p.m.



As a courtesy to fellow classmates, TAs, and the instructor

Wearing of masks during lectures and in the laboratories for this course would be appreciated irrespective of vaccination status

Basic Amplifier Application Gain Table



(not two-port models for the four structures)

Can use these equations only when small signal circuit is EXACTLY like that shown!!


Impedance Range and Classification



The terms "High Impedance" and "Low Impedance" are often used

Whether an impedance is considered high or low or mid-range is a relative assessment

When building MOS or BJT amplifiers, the following relative notation of impedance levels is often useful (though there may be some extreme applications where even this notation is not standard)



Review From Previous Lecture

Impedance Range and Classification

Ideal Port Impedance of the four basic amplifiers

Amplifier Type	R _{IN}	R _{OUT}
Voltage	8	0
Current	0	8
Transconductance	8	∞
Transresistance	0	0

Review From Previous Lecture Basic Amplifier Characteristics Summary

CE/CS


- Large inverting gain
- Moderate input impedance
- Moderate (or high) output impedance
- Widely used as the basic high gain inverting amplifier

- Gain very close to +1 (little less)
- High input impedance for BJT (high for MOS)
- Low output impedance
- Widely used as a buffer

CB/CG


- Large noninverting gain
- Low input impedance
- Moderate (or high) output impedance
- Used more as current amplifier or, in conjunction with CD/CS to form two-stage cascode

CEWRE/ **CSwRS**




- Reasonably accurate but somewhat small gain (resistor ratio)
- **v**out High input impedance
 - Moderate output impedance
 - Used when more accurate gain is required


Review From Previous Lecture Review: Small-signal equivalent of a one-port




"Diode-connected transistor"





Review From Previous Lecture Review: Small-signal equivalent of a one-port





"Diode-connected transistor"











$$g = g_0$$


$$R = \frac{1}{g_0}$$

Review from Last Lecture

Cascaded Amplifier Analysis and Operation


Case 2: One or more stages are not unilateral

Standard two-port cascade



Analysis by creating new two-port of entire amplifier quite tedious because of the reverse-gain elements


Right-to-left nested R_{inx}, A_{vX} approach



- R_{inx} includes effects of all loading
- AV_X is the voltage ratio from input to output of a stage
- AV_X's include all loading
- Can not change any loading without recalculating everthing!


Review from Last Lecture

Example 4:



$$A_{V} = \frac{v_{\text{out}}}{v_{2}} \frac{v_{2}}{v_{1}} \frac{v_{1}}{v_{\text{in}}} \approx \left[-g_{\text{m4}} (R_{D} / / R_{L}) \right] \left[1 \right] \left[\frac{-g_{\text{m1}}}{g_{\text{m2}} + (\beta_{3} (R_{B1} / / R_{B2}))^{-1}} \right]$$

High-gain BJT amplifier



$$A_V = \frac{-g_m}{g_0 + G_C} \cong -g_m R_C$$

To make the gain large, it appears that all one needs to do is make $R_{\rm C}$ large !


$$A_V \cong -g_m R_C = \frac{-I_{CQ} R_C}{V_t}$$

But V_t is fixed at approx 25mV and for good signal swing, $I_{CQ}R_C < (V_{DD} - V_{EE})/2$

$$|A_V| < \frac{V_{DD} - V_{EE}}{2V_t}$$
If $V_{DD} - V_{EE} = 5V$,
$$|A_V| < \frac{5V}{2 \cdot 25mV} = 100$$

- Gain is practically limited with this supply voltage to around 100
- And in extreme case, limited to 200 with this supply voltage with very small signal swing

High-gain MOS amplifier



$$A_V = \frac{-g_m}{g_0 + G_D} \cong -g_m R_D$$

To make the gain large, it appears that all one needs to do is make R_D large!

$$A_{V} \cong -g_{m}R_{D} = \frac{-2I_{DQ}R_{D}}{V_{EB}}$$

But V_{EB} is practically limited to around 100mV and for good signal swing, $I_{DQ}R_D < (V_{DD}V_{SS})/2$

$$\left|A_{V}\right| < \frac{V_{DD} - V_{SS}}{V_{FB}}$$

If V_{DD} - V_{SS} =5V and V_{EB} =100mV,


$$\left| \mathsf{A}_{\mathsf{V}} \right| < \frac{\mathsf{5V}}{\mathsf{100mV}} = \mathsf{50}$$


Gain is practically limited with this supply voltage to around 50

Are these fundamental limits on the gain of the BJT and MOS Amplifiers?

High-gain amplifier







$$A_V = \frac{-g_m}{0} = -\infty$$

Fundamentally a different circuit


This gain is very large!


Too good to be true!


Need better model of BJT and MOS device (but we already have it)!

High-gain amplifier









$$A_{V} = \frac{g_{M}}{g_{0}}$$

$$A_{V} = \frac{-I_{CQ}}{V_{t}I_{CQ}/V_{AF}} = -\frac{V_{AF}}{V_{t}}$$


$$A_V = -\frac{V_{AF}}{V_t} \cong \frac{200V}{25mV} = -8000$$

This gain is very large (but realistic)!

And no design parameters affect the gain

But how can we make a current source?

High-gain amplifier





Same gain with both npn and pnp transistors


How can we build the ideal current source?

What is the small-signal model of an actual current source?

a "sinking" current source







Since I_X is independent of V_{DCS} , acts as an ideal current source (with this model)

Termed a "sinking" current source since current is pulled out of the load


If V_{XX} is available, each dc current source requires only one additional transistor!


Have several methods for generating V_{XX} from V_{DD} (see HW problems)


But for the npn high-gain amplifier considered need a sourcing current

But how good is this current "sink"?

a "sourcing" current source







Since I_X is independent of V_{DCS} , acts as an ideal current source (with this model)


Termed a "sourcing" current source since pushed into the load


If V_{YY} is available, each dc current source requires only one additional transistor!

Have several methods for generating V_{YY} from V_{DD} (see HW problems)

But how good is this current "source"?

a "sinking" current source





Since I_X is independent of V_{CCS} , acts as an ideal current source (with this model)

Termed a "sinking" current source since current is pulled out of the load


If V_{XX} is available, each dc current source requires only one additional transistor!

Have several methods for generating V_{XX} from V_{DD} (see HW problems)

But for the npn high-gain amplifier considered need a sourcing current

But how good is this current "sink"?

a "sourcing" current source



Since I_X is independent of V_{CCS} , acts as an ideal current source (with this model)

Termed a "sourcing" current source since pushed into the load


If V_{XX} is available, each dc current source requires only one additional transistor!

Have several methods for generating V_{XX} from V_{DD} (see HW problems)


But how good is this current "source"?

Before addressing the issue of how a current source is designed, will consider another circuit that uses current source biasing

The Basic Differential Amplifier




If A_V is large



Operational Amplifier (Op Amp)


Example: Determine the voltage gain of the following circuit




Since symmetric when $v_{\scriptscriptstyle {
m IN}}$ =0

$$I_{C1} = I_{C2} = \frac{I_{EE}}{2}$$

$$g_{m1} = g_{m2} = \frac{I_{EE}}{2V_t}$$



Determine the voltage gain of the Example: following circuit



$$v_{E}(g_{\pi 1} + g_{\pi 1}) = g_{\pi 1}v_{IN} + g_{m1}(v_{IN} - v_{E}) + g_{m2}(-v_{E})$$

$$v_{E}(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2}) = v_{IN}(g_{m1} + g_{\pi 1})$$

$$v_{E}(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2}) = v_{IN}(g_{m1} + g_{\pi 1})$$

$$v_{E}(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2}) = v_{IN}(g_{m1} + g_{\pi 1})$$

$$v_{E}(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2}) = v_{IN}(g_{m1} + g_{\pi 1})$$


$$V_E(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2}) = V_{IN}(g_{m1} + g_{\pi 1})$$

$$\mathbf{v}_{E} = \frac{(g_{m1} + g_{\pi 1})}{(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2})} \mathbf{v}_{IN}$$

$$\mathbf{v}_{OUT} = -R_{C1}g_{m1}\mathbf{v}_{IN} \left[1 - \frac{\left(g_{m1} + g_{\pi 1}\right)}{\left(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2}\right)} \right]$$

$$\mathbf{v}_{OUT} = -R_{C1}g_{m1}\mathbf{v}_{IN} \left[\frac{g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2} - (g_{m1} + g_{\pi 1})}{(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2})} \right]$$

Example: Determine the voltage gain of the following circuit




$$v_{OUT} = -R_{C1}g_{m1}v_{IN} \left[\frac{g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2} - (g_{m1} + g_{\pi 1})}{(g_{\pi 1} + g_{\pi 2} + g_{m1} + g_{m2})} \right]$$

$$v_{OUT} \cong -R_{C1}g_{m1}v_{IN} \left[\frac{g_{m2}}{(g_{m1} + g_{m2})} \right]$$


$$v_{OUT} \cong \left[\frac{-R_{C1}g_{m1}}{2} \right] v_{IN}$$


$$v_{OUT2} \cong \left[\frac{R_{C1}g_{m1}}{2} \right] v_{IN}$$

Differential amplifier



- Very useful circuit
- This is a basic Op Amp
- Uses a current source and V_{DD} for biasing (no biasing resistors or caps!)
- But needs a dc current source !!!!






But how good are these current sources?


Model of dc Current Source

"Reasonable dc Current Source"




 I_{XX} independent of V_1 and t, R_S large

Small-signal model of dc current source (since one-port)




want R_{IN} large


Ideal dc Current Source




I_{XX} independent of V₁ and t



Will show circuit in red behaves as a current source




R and Q_0 simply generate voltage V_{XX} in previous circuit



$$I_0 \cong \frac{\left(V_{CC}\text{-}0.6V\right)}{R}$$

If the base currents are neglected



$$I_0 \cong \frac{\left(V_{CC}\text{-}0.6V\right)}{R}$$

If the base currents are neglected

$$I_0 = J_S A_{E0} e^{\frac{V_{BE0}}{V_t}}$$
 $I_1 = J_S A_{E1} e^{\frac{V_{BE1}}{V_t}}$


since V_{BE1}=V_{BE2}

$$\mathbf{I}_{1} \cong \left(\frac{\mathsf{A}_{\mathsf{E}1}}{\mathsf{A}_{\mathsf{E}0}}\right) \mathbf{I}_{0} = \left(\frac{\mathsf{A}_{\mathsf{E}1}}{\mathsf{A}_{\mathsf{E}0}}\right) \frac{\mathsf{V}_{\mathsf{CC}} - 0.6\mathsf{V}}{\mathsf{R}}$$


Note I₁ is not a function of V₁

Behaves as a current sink! So is ideal with this model!!

And does not require an additional dc voltage source !!!




- Multiple Outputs Possible
- Can be built for sourcing or sinking currents
- Also useful as a current amplifier
- MOS counterparts work very well and are not plagued by base current




Two ways to look at this circuit:

- Q₀ and R bias Q₁
- R biases the Q₀: Q₁ block




Multiple-Output Bipolar Current Sink

$$\mathbf{I}_{k} = \left[\frac{\mathbf{A}_{Ek}}{\mathbf{A}_{E0}} \right] \mathbf{I}_{0}$$




Multiple-Output Bipolar Current Source

$$\mathbf{I}_{k} = \left[\frac{\mathbf{A}_{Ek}}{\mathbf{A}_{E0}} \right] \mathbf{I}_{0}$$




Multiple-Output Bipolar Current Source and Sink

$$I_{nk} = ? I_{pk} = ?$$



Multiple-Output Bipolar Current Source and Sink


$$I_{nk} = \left[\frac{A_{Enk}}{A_{E0}}\right]I_0 \qquad I_{pk} = \left[\frac{A_{En1}}{A_{E0}}\right]\left[\frac{A_{Epk}}{A_{Ep0}}\right]I_0$$



npn Current Mirror

$$\mathbf{I}_{\text{out}} = \left[\frac{\mathbf{A}_{\text{E1}}}{\mathbf{A}_{\text{E0}}} \right] \mathbf{I}_{\text{in}}$$

- Termed a "current mirror"
- Output current linearly dependent on lin
- Serves as a current amplifier
- Widely used circuit
 But I_{in} and I_{out} must be positive!




npn Current Mirror

$$I_{out} = \left[\frac{A_{E1}}{A_{E0}}\right]I_{in}$$

- Termed a "current mirror"
- Output current linearly dependent on lin
- Small-signal and large-signal relationships the same since linear
- Serves as a current amplifier
- Widely used circuit

But I_{in} must be positive!



npn current mirror amplifier


$$\frac{i_{\text{OUT}} + \text{MI}_{\text{BS}}}{i_{\text{in}} + \text{I}_{\text{BS}}} = \text{M}$$

$$i_{\text{OUT}} + \text{MI}_{\text{BS}} = \text{M} \left(i_{\text{in}} + \text{I}_{\text{BS}} \right)$$

$$i_{\text{OUT}} + \text{MI}_{\text{BS}} = \text{M} \left(i_{\text{in}} + \text{I}_{\text{BS}} \right)$$

$$\frac{i_{\text{OUT}}}{i_{\text{in}}} = \text{M}$$

But $I_{BS} + i_{in} > 0$!




npn current mirror amplifier

$$i_{\text{out}} = \left[\frac{A_{\text{E1}}}{A_{\text{E0}}}\right] i_{\text{in}}$$


Amplifiers both positive and negative currents (provided i_{IN}>-I_{BS})

Current amplifiers are easy to build !!

Current gain can be accurately controlled with appropriate layout !!



$$I_{out}=?$$



n-channel Current Mirror

$$I_{in} = \frac{\mu C_{OX} W_0}{2L_0} (V_{GS0} - V_{T0})^2$$


$$I_{out} = \frac{\mu C_{OX} W_1}{2L_1} (V_{GS1} - V_{T1})^2$$

If process parameters are matched, it follows that

$$\mathbf{I}_{\text{out}} = \left[\frac{\mathbf{W}_1}{\mathbf{W}_0} \frac{\mathbf{L}_0}{\mathbf{L}_1} \right] \mathbf{I}_{\text{in}}$$

- Current mirror gain <u>can</u> be accurately controlled!
- Layout is important to get accurate gain (for both MOS and BJT)

Current Sources/Mirrors Summary




npn Current Mirror


$$I_{out} = \left[\frac{A_{E1}}{A_{E0}} \right] I_{in}$$


$$\mathbf{I}_{\text{out}} = \left[\frac{\mathbf{W}_1}{\mathbf{W}_0} \frac{\mathbf{L}_0}{\mathbf{L}_1} \right] \mathbf{I}_{\text{in}}$$

Layout of Current Mirrors


Example with M = 2








Standard layout






$$\mathsf{M} = \left[\frac{\mathsf{W}_2 + 2\Delta\mathsf{W}}{\mathsf{W}_1 + 2\Delta\mathsf{W}} \bullet \frac{\mathsf{L}_1 + 2\Delta\mathsf{L}}{\mathsf{L}_2 + 2\Delta\mathsf{L}} \right]$$

$$\mathsf{M} = \left[\frac{2\mathsf{W}_1 + 2\Delta\mathsf{W}}{\mathsf{W}_1 + 2\Delta\mathsf{W}} \bullet \frac{\mathsf{L}_1 + 2\Delta\mathsf{L}}{\mathsf{L}_1 + 2\Delta\mathsf{L}} \right] \neq 2$$

Gate area after fabrication depicted


Layout of Current Mirrors

Example with M = 2



$$M = \left[\frac{W_2}{W_1} \frac{L_1}{L_2} \right]$$


$$M = \left[\frac{2W_1 + 2\Delta W}{W_1 + 2\Delta W} \bullet \frac{L_1 + 2\Delta L}{L_1 + 2\Delta L} \right] \neq 2$$




$$\mathsf{M} = \left[\frac{2\mathsf{W}_1 + 4\Delta\mathsf{W}}{\mathsf{W}_1 + 2\Delta\mathsf{W}} \bullet \frac{\mathsf{L}_1 + 2\Delta\mathsf{L}}{\mathsf{L}_1 + 2\Delta\mathsf{L}} \right] = 2$$


Better Layout

X Denotes Geometric Centroid




Geometric Centroids of Channel







Common Centroid for Matched Devices



Common Centroid for Matched Devices



Common Centroid for Ratioed Devices $M = \frac{W_2}{W_1} \frac{L_1}{L_2} = 2$



Gradient

Threshold voltage dependent upon position


$$V_{TH}(x,y)$$

For linear gradient, $V_{THEQ} = V_{TH}(X_C, Y_C)$


$$\mathbf{X} : (\mathbf{X}_{\mathbf{C}}, \mathbf{Y}_{\mathbf{C}})$$

Layout of Current Mirrors

Example with M = 2



$$M = \left[\frac{W_2}{W_1} \frac{L_1}{L_2} \right]$$



$$\mathsf{M} = \left[\frac{2\mathsf{W}_1 + 4\Delta\mathsf{W}}{\mathsf{W}_1 + 2\Delta\mathsf{W}} \bullet \frac{\mathsf{L}_1 + 2\Delta\mathsf{L}}{\mathsf{L}_1 + 2\Delta\mathsf{L}} \right] = 2$$

Even Better Layout

$$\mathsf{M} = \left[\frac{2\mathsf{W}_1 + 4\Delta\mathsf{W}}{\mathsf{W}_1 + 2\Delta\mathsf{W}} \bullet \frac{\mathsf{L}_1 + 2\Delta\mathsf{L}}{\mathsf{L}_1 + 2\Delta\mathsf{L}} \right] = 2$$

This is termed a common-centroid layout



Stay Safe and Stay Healthy!

End of Lecture 33